الفهرس 
Chapter 1: IntroductionOnly 14 pages are availabe for public view
 |  | from | 97 |  |  |
| | | from | 97 | | |
Abstract
A CMOS PA for UWB 2.2 to 5 GHz using two stage of common source, derivative superposition (DS) method and design in TSMC 0.18μm technology is investigated. The first stage of the PA is improved for maximum gain using a cascode(common-source (CS) and derivative superposition) structure while the second stage is a simple common-source (CS) topology designed for maximum output power, to ensure reasonable gain and high power efficiency. The design results of the simulated 2.2 to 5 GHz UWB PA are also offered. Simulation results show an average power gain of 27.2 dB with an input 1dB compression point (1dB-CP) of -14.6 dBm at 3.2 GHz and an output 1dB compression point (1dB-CP) 12.9 dBm. With an input power of 83.8 mW, from a 1.8 V supply, power added efficiency (PAE) is 47.5% at 3.2 GHz with 50Ω load impedance and stability factor is 7.2 at 3.2GHz. The proposed design has been simulated using TSMC 0.18µm technology and using cadence software.